


ZRQ_GDDR3 SHB ULT SYSTEM BLOCK DIAGRAM


BOM

01


IV@ : iGPU
EV@ : Optimus
SW@ : With DP switch
NSW@ : W/O DP switch
TPL@ : Touch screen
KBL@ : Keyboard backlight
TPM@ : TPM



02




Haswell ULT (DDR3L)



3 OF 19

Haswell Processor (DDR3)




4 OF 19

Haswell ULT (SIDE BAND)


H_PECI (50ohm)
Route on microstrip only
Spacing >18 mils
Trace Length: 0.4~6.125 inches

H_PWRGOOD (50ohm)
Trace Length: 1~11.25 inches


CPU_PLTRST# (50ohm)
Trace Length: 10~17 inches




DRAM COMP




XDP PU/PD




DDR3L ODT GENERATION



PU/PD of CPU



DRAMRST




Quanta Computer Inc.

PROJECT : ZRQ



VDDQ Output Decoupling Recommendations			
330uFx2	7343	BOT socket side	
22uFx11	0805	5 on TOP, 6 on BOT inside socket cavity	
10uFx10	0805	5 on TOP, 5 on BOT inside socket cavity	

Haswell ULT (POWER)




VCC Output Decoupling Recommendations		
470uFx4	7343	TOP socket side
22uFx8	0805	4 on TOP, 4 on BOT near socket edge
22uFx11	0805	TOP, inside socket cavity
10uFx11	0805	BOT, inside socket cavity

HWPG_1.05V for DDR=1.5V



Haswell ULT (CFG,RSVD)



Processor Strapping

	1	0	
CFG0 EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED	(DEFAULT) NORMAL OPERATION; NO STALL	STALL	CFG0 R203 *1K 4
CFG1 PCH/ PCH LESS MODE SELECTION	(DEFAULT) NORMAL OPERATION	PCH-LESS MODE	CFG1 R184 *1K 4
CFG3 PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT	ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT	CFG3 R192 *1K 4
CFG 8 ALLOW THE USE OF NOA ON LOCKED UNITS	DISABLED(DEFAULT); IN THIS CASE, NOA WILL BE DISABLED IN LOCKED UNITS AND ENABLED IN UN-LOCKED UNITS	ENABLED; NOA WILL BE AVAILABLE REGARDLESS OF THE LOCKING OF THE UNIT	CFG8 R171 *1K 4
CFG9 NO SVID PROTOCOL CAPABLE VR CONNECTED	VRS SUPPORTING SVID PROTOCOL ARE PRESENT	NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY	CFG9 R172 *1K 4
CFG10 SAFE MODE BOOT	POWER FEATURES ACTIVATED DURING RESET	POWER FEATURES (ESPECIALLY CLOCK GATING) ARE NOT ACTIVATED	CFG10 R183 *1K 4




Quanta Computer Inc.


PROJECT : ZRQ

Size	Document Number	Rev
	Haswell 5/5 (CFG/GND)	3A
Date:	Friday, April 12, 2013	Sheet 6 of 47



Haswell ULT PCH (PM)



Power Sequence




PCH PM PU/PD




DSW PU


PLTRST# Buffer



SYSPWOK



Deep Sx Circuit




Quanta Computer Inc.

PROJECT : ZRQ


Size	Document Number	Rev
	LPT 1/6 (DM/FDI/VGA)	3A
Date:	Friday, April 12, 2013	Sheet 7 of 47

Haswell ULT PCH (RTC/HDA/SATA/SPI)


Haswell ULT PCH(LPC, SPI, SMBUS, C-LINK, THERMAL)



Haswell ULT PCH (PCIE,USB3.0,USB2.0)




```
Haswell ULT PCH (CLOCK)
```




Haswell ULT PCH (GPIO,CPU/MISC,NCTF)

10

	High	Low
GPIO8	No touch panel	Touch panel



Board ID



	Low	High
BOARD_ID0	DDR3	GDDR5
BOARD_ID1	Enable on board memory	Disable on board memory
BOARD_ID2	Pin8 of SYNAPTICS and ELAN are NC pin. BIOS maybe will use EEPROM detection. Default is pull high.	
BOARD_ID3	Reserved (Default)	Reserved
BOARD_ID4	Reserved (Default)	Reserved


RAM ID

Vender	RAM_ID	Q PN	Mfr. PN	Freq.
Hynix	0000	AKD5JGETW04	H5TC4G63AFR-PRBA	1600MHz
Elpida	0001	AKD5JGST400	EDJ4216EBBG-DJ-F	1333MHz
Elpida	0010	AKD5JGST404	EDJ4216EFBG-GN-F	1600MHz

SKU ID




	SKU_ID1	SKU_ID0	VGA H/W Signal	Setup Menu	
UMA Only	0	0	UMA	Hidden	UMA boot
dGPU Only	0	1	GPU	Hidden	GPU boot
Switchable (Mux)	1	0	UMA+GPU	dGPU/SG	UMA boot
Optimize (Muxless)	1	1	UMA	UMA/SG	UMA boot

CPU thermal trip



IRQ_SERIRQ	R159	10K 4
DEVSLP0	R169	10K 4
DEVSLP1	R611	10K 4
SIO_RCIN#	R187	10K 4
SIO_EXT_SM#	R135	10K 4
SIO_EXT_SC#	R131	10K 4
GPIO83	R206	10K 4
GPIO84	R150	10K 4
GPIO85	R207	10K 4
GPIO87	R152	10K 4
GPIO88	R208	10K 4
GPIO89	R205	10K 4
GPIO90	R597	10K 4
GPIO91	R594	10K 4
GPIO92	R209	10K 4
GPIO93	R590	10K 4
GPIO94	R588	10K 4
GPIO1	R589	10K 4
GPIO2	R595	10K 4
GPIO3	R592	10K 4
GPIO4	R585	10K 4
GPIO5	R586	10K 4
GPIO64	R584	10K 4
GPIO65	R134	10K 4
GPIO67	R130	10K 4
GPIO68	R128	10K 4
GPIO69	R581	10K 4


high	UMA Only
low	GPU power is control by PCH GPIO (Discrete, SG or Optimize)




GPIO27 : If not used then use 8.2-kΩ to 10-kΩ pull-down to GND.



Quanta Computer Inc.
PROJECT : ZRQ

Size	Document Number	Rev
	LPT 4/6 (GPIO/MISC)	3A
Date:	Friday, April 12, 2013	Sheet 10 of 47





Haswell ULT (GND)












N14P-GV2	
N14P-GT	



Quanta Computer Inc.

PROJECT : ZRQ


Size	Document Number	Rev
	DGPU 3/5 (Display)	3A
Date	Friday, April 12, 2013	Sheet 18 of 47

Logical Strap Bit Mapping		
	PU-VDD	PD
4.99K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
24.9K	1100	0100
30.1K	1101	0101
34.8K	1110	0110
45.3K	1111	0111

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	FB_1	FB_0	SMB_ALT_ADDR	VGA_DEVICE	1000
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PL_LN_TERM	0010
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111
STRAP1	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]	0000
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	0100
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0000
STRAP4	RESERVED	PCIE_SPEED_CHANGE_GEN	PCIE_MAX_SPEED	DP_PLL_VDD033	0111



	ROM_SI	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N14P_GV	L_10K	H_4.99K	H_4.99K	H_45.3K	L_45.3K	L_15K	L_4.99K	L_45.3K
N14P_GE	L_10K	L_10K	L_10K	H_10K	H_10K	L_10K	L_10K	L_10K
N14P_GT	L_10K	H_4.99K	L_15K	H_45.3K	L_4.99K	L_24.9K	L_4.99K	L_45.3K

```
N14P-GV2 ES device ID=0
1.ROM_SCLK =15K pull down
2.STRAP2= 30k pull high
3.STRAP4=10K pull down
//For N14P-GV2 ES
```




Configuration	Vendor	Strap	FBVDD/ FBVDDQ	Manufacturer Part Number	Max Speed WCK (MHz)	Memory Date Code Minimum	Status
128Mx16 GD0R5	Hynix	0x4	1.5 V/ 1.5 V	H5GQ2H24FR-T2C	2500	H/A	Production Candidate
		0x6	1.35V/ 1.35V	H5GQ2H24FR-T2C	2000	H/A	Production Candidate
	Samsung	0x5	1.5 V/ 1.5 V	K4G0325FD-FC04	2500	1219	Production Candidate
		0x7	1.35V/ 1.35V	K4G0325FD-FC04	2000	1219	Production Candidate

Vendor	P/N	Mfr. P/N	ROM_Si
Hynix	AKG5MWUTW13	H5GQ2H24AFR-T2C	0100
Samsung		K4G20325FD-FC04	0101




The schematic diagram shows the EV@2N7002DW component with the following connections:











- Pin 1:** Connected to **Gfx_SDA**.
- Pin 2:** Connected to **EC/SS**.
- Pin 3:** Connected to **2ND_MBCLK**.
- Pin 4:** Connected to **Gfx_SCL**.
- Pin 5:** Connected to **+3V_GFX**.
- Pin 6:** Connected to **Gfx_SDA**.
- Resistors:** R265 and R266 are both labeled **EV@10K/F_4**.




CHANNEL A: 1024MB DDR3X16

CHANNEL B: 1024MB DDR3X16






eDP Power



Backlight Control




Lid Switch (HSR)(move to USB/B)

eDP


MP confirm 2 or 4 Lane

eDP


Touch Panel




HDMI Cost Reduced level shift (HDM)




HDMI connector (HDM)




HDMI DDC (HDM)



EMI (EMC)



HDMI-detect (HDM)



Quanta Computer Inc.

PROJECT : ZRQ

HDMI (PS8101)


Size	Document Number	Rev
		3A

Date: Friday, April 12, 2013 Sheet 25 of 47


MINI-CARD WLAN(MPC)

+3.3V: 1000mA
+3.3Vaux:330mA
+1.5V:500mA

Check LED signal. (active high or low)
H=5.2mm





2011017 : stuff Q81 to enable wake function on WLAN for IOAC
check IOAC power rail can reduce Q81



2011122 change to PMOS

Low	Mini card +3V power enable
High	Mini card +3V power disable




LAYOUT NOTE:
CLOSE TO CONNECTOR

mSATA(MNC)

LAYOUT NOTE:
CLOSE TO CONNECTOR

rating = 1000mA @ 128G




H=4.95mm

Debug

7,13,16,27,28,33 PLTRST#
9 CLK_PCI_LPC


Layout Notes:
Place decoupling CAPs close to Connector



modify 20111102


Leakage circuit (MPC)

20120105 Change power plant for leakage issue.




2011118 change mose footprint to dual type.

MAIN SATA HDD (HDD)





TPM (TPM)


27




LED(UIF)



3/5VPCU reset switch (CLG)







Quanta Computer Inc.
PROJECT : ZRQ

Size	Document Number	Rev 3A
SATA-HDD/ TPM		
Date:	Friday, April 12, 2013	Sheet 27 of 47


LAN/Card reader (LAN)





High Transformer (LAN)





RJ45 CONNECTOR (LAN)



SURGE (LAN)





SD/MMC CARD READER CONNECTOR (MMC)



EMI


Share Pin

SP1	SD D7	xD RDY
SP2	SD D6	MS INS#
SP3	SD D5	xD RE#
SP4	SD D4	xD CE#
SP5	SD D3	xD D6
SP6	SD D2	MS CLK
SP7	SD D1	xD D5
SP8	SD D0	MS D3
SP9	SD D7	xD D4
SP10	SD D6	MS D6
SP11	SD D5	xD D3
SP12	SD D4	MS D2
SP13	SD D3	xD D2
SP14	SD D2	xD D7
SP15	SD D1	MS BS
SP16	SD D0	xD D1
SP17	SD WP	xD D1
SP18	SD CD#	xD D1
SP19	MS D5	xD D1
SP20	MS D4	xD D1
SP21	MS D3	xD D1
SP22	MS D2	xD D1
SP23	MS D1	xD D1
SP24	MS D0	xD D1
SP25	MS D7	xD D1
SP26	MS D6	xD D1
SP27	MS D5	xD D1
SP28	MS D4	xD D1
SP29	MS D3	xD D1
SP30	MS D2	xD D1
SP31	MS D1	xD D1
SP32	MS D0	xD D1




Stitching cap (EMC)



29



HOLE(OTH)




BATT Enable short pad




Active High:
1st: AL007534001 (Promate)
2nd: AL000547006 (GMT)
3rd: AL002511002 (DDS)

[illegible][illegible]


1st source: AL007534000
2ns source: AL082025000




K/B (KBC)




TOUCHPAD BOARD CONN (TPD)




KB_BL LED (KBC)




CPU FAN1 (THM)




CPU FAN2 (THM)






Quanta Computer Inc.
PROJECT : ZRQ



OCP=10A
 L ripple current
 $= (19-1.05) \cdot 1.05 / (2.2 \mu\text{H} \cdot 290 \text{K} \cdot 19)$
 $= 1.555 \text{A}$
 $V_{\text{trip}} = 10 - (1.555/2) \cdot 14 \text{mohm}$
 $= 0.129 \text{V}$
 $R_{\text{limit}} = 0.129 / 10 \mu\text{A} \cdot 8 = 103.293 \text{Kohm}$

+1.05V
 1.05 Volt +/- 5%
 TDC : 6.7A
 PEAK : 8A
 OCP : 10A
 Width : 280mil




TDC : 2.4A
 PEAK : 3.2A
 Width : 100mil



Quanta Computer Inc.
PROJECT : ZRQ

Size	Document Number	Rev
	+1.05V(TPS51211)	2A


Date: Friday, April 12, 2013 Sheet 36 of 47





Quanta Computer Inc.

PROJECT : ZRQ




Size	Document Number	Rev
	DDR 1.35V(TPS51216)	2A
Date: Friday, April 12, 2013	Sheet	37 of 47






For EC control thermal protection (output 3.3V)






VGA power up sequence




VGA Reset



Power States


POWER PLANE	VOLTAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
VIN	+10V~+19V	MAIN POWER	ALWAYS	ALWAYS
+3V_RTC	+3V~+3.3V	RTC POWER	ALWAYS	ALWAYS
+3VPCU	+3.3V	EC POWER	ALWAYS	ALWAYS
+5VPCU	+5V	USB CHARGE POWER	ALWAYS	ALWAYS
+15V	+15V	CHARGE PUMP POWER	ALWAYS	ALWAYS
+3V_S5	+3.3V	LAN/BT POWER	S5_ON	S0-S5
+5V_S5	+5V	USB POWER	S5_ON	S0-S5
+5V	+5V	HDD/SPK/HDMI POWER	MAINON	S0
+3V	+3.3V	PCH/GPU/Peripheral component POWER	MAINON	S0
+1.35VSUS	+1.35V	CPU/SODIMM/MD POWER	SUSON	S0-S3
+DDR_VTT_RUN	+0.675V	SODIMM/MD Termination POWER	MAINON	S0
LCDVCC	+3.3V	LCD POWER	LVDS_VDDEN	S0
+1.5V	+1.5V	MINI CARD/NEW CARD POWER	MAINON	S0
+1.05V	+1.05V	PCH CORE VCCST POWER	MAINON	S0
+VCCIN	variation	CPU CORE POWER	VRON	S0
+VGPU_CORE	variation	External GPU POWER	VGPU_EN	S0
+3V_GFX	+3.3V	External GPU POWER	dGPU_PWR_EN	S0
+1.5V_GFX	+1.5V	External GPU POWER	FBVDDQ_EN	S0
+1.05V_GFX	+1.05V	External GPU POWER	1.05V_GFX_EN	S0




Thermal Follow Chart










Battery Mode


Support Deep Sx







Model	Version	CHANGE LIST			
ZRQ	1A				
	2A	1	Add R886 Pull down for EDP_HPDIntel check List().(Page 02)		
		2	Add R811 and reserve R809 for Codec Vendor request.(Page 30)		
		3	Change R345 footprint from 0402 to 0603.(Page 14)		
		4	Change U10 to correct PS AL007534001.(Page 31)		
		5	Improve DMVP_PWIRGD voltage to low , to del R66_Q9 , R61_Q50 ,R495 and add U55 , C767 , R807 .(Page 10)		
		6	Change CN12 to 12 PIN connect, DFFC12FR034 .(Page 31)		
		7	Change SW6 from DHP*0BTEPV00 to DHPATE2CK03.(Page 29)		
		8	Move Hall sensor function to USB.B.(Page 24)		
		9	Add RS28 100K PD for MAINON, Upgrade U27 from AJ08S870F02 to AJ08S870F03 .(Page33)		
		10	Collect netname ~V1.05S , VCCPCPU to ~V3.3S , VCCSDIO .(Page11)		
		11	Q7 change from PMF780SN to B4M70020002 .(Page25)		
		12	Correct U41 footprint to scog5-p-a-tschla-h .(Page23)		
		13	Change LED5,LED6 P/N from BEB00024ZA0 to BEB00028ZA0 .(Page27)		
		14	Del Q5 , Q47,R81,R25 , add U56,C768 .(Page13)		
		15	DEL_PL5,PLA,PL7,PL8 .(Page34 ,power)		
		16	Change PR145 from CS28872FB08 to CS29312FB13 .(Page38 ,Power)		
		17	Change PR143 from CS45362FB00 to CS44992FB11 .(Page38 ,Power)		
		18	Change PR129 from CS2672FB12 to CS22702FB14 .(Page38 ,power)		
		19	Change PR5 from CS31002FB26 to CS25762FB01 .(Page38 ,Power)		
		20	Change PR141 from CS33432FB19 to CS32262FB15 .(Page38 ,Power)		
		21	Change PC123 from CC64704MZ10 to CH6104KEA00 .(Page40 ,Power)		
		22	Add PC152,PC153,PC154 to CH6104KEA00 .(Page40 ,Power)		
		23	Change PL12,PL13 from CV-24P0MZ00 to CV-36T0MZ01 10X10 size .(Page40 ,Power)		
		24	SWAP USB0 and USB1 .(Page09)		
		25	Change CN27 to DFHS2FR044 ,same as CN18 (Page 26)		
		26	add CN12 PIN4 for USBPWR3 .(Page 31)		
		27	CN9 change footprint to dp-ads0022-p001a-20p-smt .(Page 23)		
		28	Depop R728 and Pop R727 to save Deep S3 can't wakeup issue .(Page 10)		
		29	Del C429 .(Page20)		
		30	Add RS26(VRON) ,RS27(SON) 100k to Gnd .(Page33)		
		31	Change CN9 PN to DFTD20FR001 .(Page23)		
		32	Add C735 ,0.1u for Vendor request .(Page28)		
		33	Add C736 ,0.1u and reserve C727 ,4.7u for Vendor request .(Page29)		
		34	Change R348 Pu sign to -3V .(Page28)		
		35	TEMP_MBAT from battery connect pin 5 to pin 6 (BATT_EN0) .(Page34)		
		36	Change R354(PCH_PWBOK) from 10 k to 100K .(Page07)		
		37	Reserve R808 ,R810 ,0 Ohm .(Page30)		
		38	Change JP18 Packing and PS same as JP19 .(Page37)		
		39	Add R035 for Vendor request .(Page23)		
		40	Change R491 from 1M to 5.1M .(Page23)		
		41	Change R491 from 12i to 12ohm(Intel Check list) .(Page04)		
		42	Change S1SLEDP power from -0V ,S5 to -3V ,PCU .(Page27)		
		43	Change CN13 to DFHS00F0047 10-p ,due to PE request, Footprint is "ps12401-1011-40p-e-uh-smt .(Page24)		
		44	VOPU_PSI Pull high from -3V to -3V ,S5 .(Page40)		
		45	B-SMT USE RTL8411BA-CC need Depop R295 and change U21 PN to AL008411004 .(Page28)		
		46	C590,C591 change from 18P to 12PV6 .(Page09)		
		47	C278,C284 change from 27P to 12PV30 .(Page20)		
		48	Depop R147,R106,R04,R534 and Pop R91,R95,R146,R533 to support Qual Mode .(Page10)		
		49	Pop R0184.(Page40 ,Power) 内部行文		
		50	Change P18 from AL001642000 to AL001642001 .(Page40 ,Power) 内部行文		
		51	PC8 EOD Part change to CH4331 R5086 .(Page38 ,Power)		
		52	PC5,PC85 EOD Part change to CH21506KB14 .(Page38,39 ,Power)		
		53	Change U27 from AJ08S870F03 to AJ08S870F04 .(Page33) 内部行文		
		54	Add level Shift function .(Page25)		
		55	Depop PR75 .(Page40 ,Power) 内部行文		
		56	Change PC15 to 1000p ,50V(CH21006JB10) .(Page38 ,Power) 内部行文		
		57	Depop PR75 .(Page40 ,Power) 内部行文		
	3A	1	Depop R226 ,Pop Q26(B4M70020002) ,R795 (CS31002FB26) for CG6 function.(Page19)		
		2	Swap Pin 25 and Pin 32.(Page33)		
		3	Del I031,C319 , and Add Q69,C738,C822,C823,C824 for SDA request.(Page23)		
		4	Add Test Pad on SWS_S08 for SMT request.(Page27,33)		
		5	Add C317 ,4.7u for Vendor request.(Page28)		
		6	SWAP_CLKOUT_PCH .(Page09)		
		7	Pop R477 ,R478 ,R479 ,R480 ,100ohm(CS11002FB22)for HDMI EMI Issue.(Page25)		
		8	Pop C655,C654 ,10p(CB1006JB08) for SD CLK EMI Issue .(Page29)		
		9	Pop B10k,C399 ,22p(CB206JB08) for EMI Issue .(Page30)		
		10	DelPop PR117 .(Page34)		
		11	C285 change from 0402 to 0603 size .(Page28)		
		12	Del CN5,C272,C253 footprint .(Page13)		
		13	Depop R336 ,Pop R533 for Lan can't link to exlurer .(Page28)		
		14	Depop R348 .(Page28)		
		15	Reserve R502 for PCH_LAN_WAKE# .(Page26)		
		16	Add R815,C740 and pop R310 for software of Lan VCC.(Page20)		
		17	R608 connect to CLK_PCH_REQ49 .(Page09)		
		18	Depop SW5 .(Page23)		
		19	Del JP Resistor 0.001F ,3720 (CS-0018F100) ,JP5 ,JP6 ,JP16 ,JP11 ,JP12 ,JP13 ,JP14 ,JP15 ,JP17 ,JP18 ,JP19 ,JP20 ,JP21 ,JP16 .		
		20	Del 0 ,4 (CS00002JB30) to SHORT PAD ,4 : PR8 ,PR0 ,PR11 ,PR13 ,PR16 ,PR18 ,PR20 ,PR25 ,PR38 ,PR44 ,PR61 ,PR66 ,PR83 ,PR106 ,PR131 ,PR139 ,PR165 ,PR170 ,PR178 ,PR180 ,PR185 ,PR191 ,PR193 ,PR194 ,PR196 ,PR200 ,PR204 ,PR205 ,PR209 ,PR211 ,PR217 ,PR186		
		21	Del 0 ,6 (CS00003J951) to SHORT PAD ,6 : PR31 ,PR46 ,PR54 ,PR77 ,PR90 ,PR181 ,PR201 ,PR203 ,PR215 ,PR158		
		22	Del 0 ,8 (CS00004JA0) to SHORT PAD ,8 : PR136		
		23	Add R813 ,0 OHM .(Page26)		
		24	Change C740 from 0603 to 0402 size.(Page28)		
		25	Depop Q39 , R276 ,Pop R321 and change R320 to 1K to meet Lanwake signal spec.(Page28)		
		26	Depop L5,L51,L51,L52 ,and Pop R34,R47,R49,R55,R59,R407,R408,R409 .(Page28)		
		27	Del JP7 ,JP8 ,JP9 ,JP6(CS-001AGM1313).(Page05)		
		28	Change to 0402 shortpad:R45,R69,R173,R215,R236,R237,R239,R274,R277,R283,R288,R311,R320,R334,R353,R400,R404,R419,R423,R424,R425,R426,R430,R432,R434,R448,R449,R450 ,R513,R570,R573,R587,R591,R596,R625,R641,R652,R653,R678,R695,R712,R719,R722,R733,R734,R735,R736,R741,R758,R759,R760,R761,R762,R763,R764,R765 ,		
		29	Change to 0603 shortpad:R107,R111,R158,R194,R197,R212,R229,R233,R234,R252,R269,R298,R303,R304,R338,R350,R351,R352,R356,R358,R441,1415,R418,R422,R431,R433,R440,R441 ,R442,R443,R444,R445,R446,R447,R540,R745,R767,R767		
		30	Change to 0805 shortpad:R165,R174,R179,R190,R217,R268,R270,R452,R470,R559,R560,R732,R757,R749		
		31	Change R408,R420 from 47 ohm to 50 ohm.(Page30)		
		32	Change R411 ,R422 from shortpad to 0603 Footprint.(Page30)		
DOC NO.	PROJECT MODEL	ZRQ	APPROVED BY:	DATE:	
	PART NUMBER:		DRAWING BY:	REVISION:	

Model	Version	CHANGE LIST				
ZRQ	3B	<div>1 R276 change fro m 10K to 1K , Depop R328. (PCIE_LAN_WAKE#), 内部行文</div> <div>2 Change C24 KB Conn FN to DFF C26F083 .(Page 32), 内部行文</div> <div>3 Change U27 EC to E version A108S870#6 .(Page 33), 内部行文</div> <div>4 Fine tune Amp Gain =>R422,R411 change from 0 ohm to 1k , and pop R421,R410 to 1.62K .(Page 30)</div> <div>5 Change TEMP_MBAT from Pin 6 to Pin 5 of PJJ .(Page 34)</div> <div>6 Depop Q24 , and Add R228 to solve level abnormal issue for CG6 .(Page 19)</div> <div>7 Add RS16 and net "LB_PWR_CNN_Q" to stuff Q69 always for safety issue .(Page 19)</div> <div>8 Reserve R855,R859 and add R854,R857 .(Page 23)</div> <div>9 For WHQL Change USB Port1 and Port4</div> <div>10 Add new on Board RAM HYNIX H5TC4G6A9FR-PB1A RAM ID:0000</div> <div>11 Del L353,363,63,73,83,293,123,133,323,163,34</div>				
	3C	<div>1 Change to 0402 shortpad: R725,R724,R711,R716,R26,R27,R28,R29,R32,R33,R483,R484,R493,R492,R56,R57,R58,R59,R90,R89,R669,R664,R702,R638,R639,R651,R225,R346,R355,R779,R785,R790,R73 , R455,R456,R457,R458,R459,R343,R406,R396</div> <div>2 For HDMI 7-2 issue change R37,R38,R39,R40,R41,R42,R43,R44 To 470 ohm and remove R478,R479,R477,R480 (Page 25)</div> <div>3 For TI HD38S2521 issue R77,R79,R92,R503 need mount 10K, change R528 from 100 ohm to 0 ohm and remove R854,R857 , add R855,R859 .(Page 23)</div> <div>4 Change to 0603 shortpad: R373,R337,R382,R297,R235,R326,R322,L36,R385,R220,R254,R359</div>				
	3F	<div>1. Add C245 for intel request for G3 can't boot issue</div>				
DOC NO.	PROJECT MODEL	ZRQ	APPROVED BY:		DATE:	
	PART NUMBER:		DRAWING BY:		REVISION:	
			<div><div>Quanta Computer Inc.</div><div>PROJECT : ZRQ</div><div>Change list-2</div></div>			

www.s-manuals.com